Abstract--The semiconductor tracker (SCT) will form a vital part of the ATLAS experiment, one of two general-purpose experiments for the forthcoming Large Hadron Collider (LHC) at the CERN laboratory. The active elements of the SCT are 4088 radiation-hard silicon detector modules, tiled on four barrel cylinders and eighteen end-cap disks. It will have in total more than 6 million channels each providing 1-bit binary signal discrimination every 25 nanoseconds. The SCT is currently in full production with macro-assembly taking place at several sites. During assembly, frequent quality assurance and characterization measurements are performed using the high-performance optoelectronic data acquisition system designed for the final experiment. This talk offers an overview of the data acquisition hardware, and the calibration and control systems for the electronics front-end, as well as early results from the macroconstruction.
I. INTRODUCTION HE Semiconductor Tracker (SCT) will form the intermediate tracking layers of the ATLAS Inner
Detector. It will provide four three-dimensional space-points for pseudo-rapidity in the range |η|<2.5. Precision spatial resolution of ~25 micrometers is required in the bending direction of a 2 Tesla solenoidal magnetic field to provide excellent position and momentum measurement.
The detector must maintain good performance even after a total ionizing dose of 10 Mrad and 14 10 2× neutrons/cm 2 of 1-MeV neutron equivalent fluence, corresponding to 10 years of operation of the LHC at its design luminosity. The performance requirements are for channel efficiency greater than 99% and noise occupancy of less than 4 10 5 − × postirradiation. These benchmarks are motivated by track-finding, pattern-recognition and dead-time considerations.
The SCT consists of 4088 modules, each of which has two planes of silicon (Fig. 1) . Each of the two planes contains 768 strips of p + implant on n-type bulk. The planes are offset by a small stereo angle (40 mrad) to allow the third coordinate of the ionisation position to be determined. The implant strips are capacitively coupled to aluminium metalisation, and read out by application-specific integrated circuits (ASICs) known as ABCD3TAs. Each of these chips is responsible for reading out 128 channels, so twelve are required for each SCT module. 
II. FRONT END ELECTRONICS
It is a design feature of the SCT that a large amount of preprocessing and data reduction occurs on the front-end ASICs. The basic job of the ASIC is to determine whether the charge on each channel is larger than a pre-determined threshold, and to encode the resultant hit-pattern as a binary signal.
The design and performance of the ASICs is summarized below; for a detailed reference to their design and performance the reader is referred to [1] . A simplified block diagram of an ABCD3TA ASIC showing the most important features of the chip can be seen in Fig. 2 .
The analogue front-end is composed largely of bipolar devices. This part of the chip carries out charge integration, pulse shaping, amplitude discrimination, and latching of data in either edge-sensing or level-sensing mode.
The digital pipeline and signal processing is in CMOS. Here the digital yes/no signal is stored for 132 clock cycles pending the first level trigger decision. If a trigger is received the data are then read-out serially with token passing between the chips daisy-chained on the module. The bit-stream encoding used during read-out allows compression through zero-suppression. It is optimized for the sparse data expected during normal data taking. III. THRESHOLD CALIBRATION REQUIREMENT In a binary readout system it is especially important that the front-end is well calibrated before data taking. Since all pulsesize information is discarded only a single bit of information is retained for each channel. The discriminator threshold must therefore be set at a level that guarantees good efficiency while maintaining noise occupancy at a low level. Furthermore this threshold must be set uniformly across the detector.
Before irradiation there is usually a wide range of thresholds for which both the noise and efficiency requirements can be satisfied. After the module is irradiated, setting the threshold at a suitable level becomes even more important. Irradiation decreases the signal collection, and increases the noise at the front-end. This means that after 10-years LHC equivalent radiation, the working region narrows, and to satisfy the performance requirements the channel thresholds need to be set within in a more limited range (Fig 3) . 
IV. READOUT HARDWARE
In ATLAS the modules are controlled and read out through digital optical fibre ribbons. One fibre per module provides trigger, timing and control information. There are also two data fibres per module which are used to transfer the digital signal from the modules back to the off-detector electronics. The system has been designed such that there is always an alternative optical path for both control and data to prevent total loss of a module due to a single-point failure. A full description of the optical readout system can be found in [3] and the references therein.
The main components of the off-detector electronics are the read-out drivers (RODs) and back-of-crate cards (BOCs). The RODs are 9U VME modules, with signal processing and histogramming carried out by components including fieldprogrammable gate arrays (FPGAs) and digital signal processors (DSPs). Each ROD is responsible for controlling and monitoring 48 SCT modules. The BOC card is the electrical interface between the ROD and the optical fibres.
V. CHIP CALIBRATION PARAMETERS
From the perspective of the calibration, the most important chip parameter is the amplitude of the discriminator. The main voltage threshold is common to all channels on the chip. A relatively small range of thresholds would be theoretically sufficient to cover the working region. However since signal pulse sizes are not directly measurable with 1-bit binary output, scans where the threshold is varied are used to determine the analogue characteristics. For this reason the chip threshold has the capability to be varied with 8-bit resolution.
To assure uniformity of threshold across the chip, each channel has its own 4-bit correction DAC (TrimDAC). The DAC steps can themselves be set to one of four different values. This means that uniformity of threshold can be maintained even as uncorrected channel-to-channel variations increase with irradiation.
Each channel also has an internal capacitor which is used for the injection of test charges. Every fourth channel can be tested simultaneously by applying a known voltage across this capacitor from another 8-bit digital-to-analogue converter, the calibration DAC. By injecting various known charges the analogue properties of each channel can be determined.
The optimal configuration of a chip therefore involves finding both the channel correction DAC settings and the common chip threshold DAC.
VI. CALIBRATION PROCEDURE
The method of calibration is to perform a series of occupancy measurements while a chip parameter (usually the threshold) is varied in steps between some limits. [4] . The SCTDAQ test software was written during module development, and has been used to evaluate small numbers of modules (~10) simultaneously in beam tests and in quality assurance during module production.
The analogue calibration proceeds in the following steps:
A. Calibration charge-injection phase -strobe delay The phase of the injected calibration charge to is varied relative to the discriminator sampling. A delay value is chosen such that the peak of the shaper response is sampled in further calibration injection tests.
B. Short response curve -three point gain
Threshold scans are performed for each of three different injected charges (an example threshold scan is shown in Fig 4) . For each injected charge, the threshold at which occupancy is 50% corresponds to the median of the injected charge distribution. The front-end gain, threshold offset and input noise are calculated. 
C. Channel corrections (TrimDACs)
The injected charge is fixed, while the channel-to-channel DAC settings are varied. For each of these TrimDAC settings a scan of the common chip threshold is performed. This allows the optimal TrimDAC configuration to be obtained even when there are channel-to-channel variations in the correction DACs themselves.
D. Response curve
A full response curve is similar to the short version (B) but has threshold scans at ten different injected charge values. An example ten-point response curve for all channels in a chip is shown in Fig. 5 . As with the short version, gain, offset and noise measurements can be extracted. 
E. Noise occupancy
After the response curve has been analyzed the threshold can be calibrated in units of input charge. The final test is to measure the noise occupancy as a function of this threshold, and to check that the occupancy near the 1fC nominal working point is well within specifications.
The full "calibration sequence" also contains procedures which are not strictly calibration, but rather are a verification of the digital performance of the ASICs. These exercise and test the channel mask registers, pipeline cells and chip tokenpassing as described in [4] .
VII. ASPECTS OF SOFTWARE DESIGN
The SCT calibration and control and analysis software (SctRodDaq) runs in a very distributed environment. The ROD-communication part of the software runs on the cratecontroller single-board computers. On the other hand the analysis programs and user interface are handled by a separate dedicated workstation.
A diagram of the main software components is shown in Fig  6 . The CalibrationController and SctApi are responsible for controlling the readout and analysis as well as synchronization control. SctApi provides the hardware interface. Inter-process communication is via a number of ATLAS online software tools which provide a partition-based naming service for CORBA interfaces.
The data model and serialization methods have been custom designed for modularity, ease of use and high performance on large data sets. Each version of a data object has a streamer which is used for serialization when is used the object is transferred between processes or saved. The same streamer is used to convert the same logical structure into various formats -for example binary I/O is used for real-time high-volume transfer, while versioned XML is used for backwardcompatible persistent storage. The transient data store is built on the ATLAS online software Information Service software, which permits various processes to read and/or modify control and data objects. raw data histograms implements a worker/listener pattern. As new data arrives it is added queue by the listener thread which is then rapidly freed up in preparation for more data. Meanwhile one or more worker threads undertake the processor-intensive job of actually performing the fits. The fit algorithm itself has been optimized for high performance since for most tests several fits are required for every read-out channel (Fig. 7) .
The design of the SctRodDaq calibration and control software are discussed in detail in Refs [5] - [6] . Chip occupancy as a function of threshold voltage. A complementary error function has been fitted to the data for points with occupancy in the range 99% to 1%. Hundreds of thousands of such threshold fits must be performed between successive stages of the calibration procedure, so fitting performance has been optimised to ensure it does not contribute significantly to total calibration time.
VIII. USE DURING MACRO-ASSEMBLY
The SCT is now in full assembly at several sites: the barrels at Oxford and endcaps at Liverpool and NIKHEF. The SctRodDaq software has been used extensively to test the performance of large number of modules after mounting onto their support structures. It has been used to calibrate front-end thresholds, measure the noise performance, confirm known problem channels, and check that no new electrical defects have been introduced during the mounting process. Preliminary ASIC noise measurements for each module mounted on the innermost SCT barrel are plotted in Fig 8. 
